	L Number	Hits		DB	Time stamp ·
:	1	96149	map\$4_same (method or technolog\$4)	USPAT;	2004/09/30_08: 06_
	2	15409		EPO; JPO; DERWENT; IBM_TDB	2004/00/20 00:05
	2		(map\$4 same (method or technolog\$4)) and replacement	USPAT; US-PGPUB; EPO; JPO; DERWENT; IBM TDB	2004/09/30 08:06
	3	12099	((map\$4 same (method or technolog\$4)) and replacement) and block	USPAT; US-PGPUB; EPO; JPO; DERWENT; IBM TDB	2004/09/30 08:06
	· 4	10373	map\$4 adj3 (method or technolog\$4)	USPAT; US-PGPUB; EPO; JPO; DERWENT;	2004/09/30 08:06
,	5	1377	(map\$4 adj3 (method or technolog\$4)) and replacement	IBM_TDB USPAT; US-PGPUB; EPO; JPO; DERWENT; IBM TDB	2004/09/30 08:06
	6	537	((map\$4 adj3 (method or technolog\$4)) and replacement) and candidate	USPAT; US-PGPUB; EPO; JPO; DERWENT; IBM TDB	2004/09/30 08:06
	7	467	(((map\$4 adj3 (method or technolog\$4)) and replacement) and candidate) and (block or sub-network)	USPAT; US-PGPUB; EPO; JPO; DERWENT; IBM TDB	2004/09/30 08:06
	8	464	<pre>((((map\$4 adj3 (method or technolog\$4)) and replacement) and candidate) and (block or sub-network)) and select\$4</pre>	USPAT; US-PGPUB; EPO; JPO; DERWENT; IBM TDB	2004/09/30 08:06
	9	832	map\$4 adj3 technology	USPAT; US-PGPUB; EPO; JPO; DERWENT; IBM TDB	2004/09/30 08:06
	10	598	(map\$4 adj3 technology) and portion	USPAT; US-PGPUB; EPO; JPO; DERWENT; IBM TDB	2004/09/30 08:06
	21	31	<pre>(map\$4 same (method or technolog\$4)) and (divide adj block) and replace\$5</pre>	USPAT; US-PGPUB; EPO; JPO; DERWENT; IBM TDB	2004/09/30 08:07
	11	3	((map\$4 same (method or technolog\$4)) and (divide adj block)) and replacement	USPAT; US-PGPUB; EPO; JPO; DERWENT; IBM TDB	2004/09/30 08:07
	12	118	((map\$4 same (method or technolog\$4)) and replacement) and (sub-network)		2004/09/30 08:07
	13	114	(((map\$4 same (method or technolog\$4)) and replacement) and block) and 716/\$.ccls.	_	2004/09/30 08:07

Γ	14	349	(map\$4 same (method or technolog\$4)) and	USPAT;	2004/09/30 08:07
			(replacement near5 block)	US-PGPUB;	
====			de l'inscript, les sécrets de la constant de la somble de la constant de la const	EPO; UPO;	The state of the s
	15	12	and replacement) and candidate) and (block or sub-network)) and select\$4) and	DERWENT; IBM_TDB USPAT; US-PGPUB; EPO; JPO;	2004/09/30 08:07
	16	30	716/\$.ccls.  ((map\$4 adj3 (method or technolog\$4)) and replacement) and 716/\$.ccls.	DERWENT; IBM_TDB USPAT; US-PGPUB; EPO; JPO;	2004/09/30 08:08
1	17	161	(((((map\$4 adj3 (method or technolog\$4)) and replacement) and candidate) and (block or sub-network)) and select\$4) and optimization	DERWENT; IBM_TDB USPAT; US-PGPUB; EPO; JPO; DERWENT;	2004/09/30 08:42
]	L8	95	(((map\$4 adj3 technology) and portion) and optimiz\$5) and replacement	IBM_TDB USPAT; US-PGPUB; EPO; JPO; DERWENT;	2004/09/30 08:08
1	.9	361	((map\$4 adj3 technology) and portion) and optimiz\$5	IBM_TDB USPAT; US-PGPUB; EPO; JPO; DERWENT;	2004/09/30 08:08
2	0	63	<pre>(map\$4 same (method or technolog\$4)) and (divide adj block)</pre>	IBM_TDB USPAT; US-PGPUB; EPO; JPO; DERWENT;	2004/09/30 08:08
2	2	161	(((((map\$4 adj3 (method or technolog\$4)) and replacement) and candidate) and (block or sub-network)) and select\$4) and optimization and function\$4	IBM_TDB USPAT; US-PGPUB; EPO; JPO; DERWENT;	2004/09/30 08:43
2	3	25	((((((map\$4 adj3 (method or technolog\$4)) and replacement) and candidate) and (block or sub-network)) and select\$4) and optimization and function\$4) and boolean and (library or database)	IBM_TDB USPAT; US-PGPUB; EPO; JPO; DERWENT; IBM_TDB	2004/09/30 08:44

	Document II	Issue Date	Pages	Title	Current OR
1	US: 20040186920 A1	20040923	48	Parallel data processing architecture	710/1
2	US 20040186846 A1	20040923	48	Method of partitioning data records	707/101
3	US 20040163070 A1	20040819	49	Method and apparatus for pre-tabulating sub-networks	716/18
4	US 20040130552 A1	20040708	416	Deferred shading graphics pipeline processor having advanced features	345/506
5	US 20040125103 A1	20040701	128	Apparatus and method for volume processing and rendering	345/419
6	US 20040019857 A1	20040129	49	Method and apparatus for specifying encoded sub-networks	716/1
7 .	US 20040006566 A1	20040108	124	System and method for augmenting knowledge commerce	707/100
. 8	US 20030217350 A1	20031120	49	Method and apparatus for producing a circuit description of a design	716/18
9	US 20030217340 A1	20031120	48	Method and apparatus for performing technology mapping	716/3
10	US 20030217339 A1	20031120	48	Method and apparatus for performing technology mapping	716/3
11	US 20030217026 A1	20031120	48	Structure for storing a plurality os sub-networks	707/1
12	US 20030159116 A1	20030821	48	Method and apparatus for specifying encoded sub-networks	716/3
13	US 20030159115 A1	20030821	48	Method and apparatus for performing technology mapping	716/3
14	US 20030154449 A1	20030814	48	technology mapping	716/3
15	US 20030154448 A1	20030814	48	Method and apparatus for producing a circuit description of a design	716/3
16	US 20030154280 A1	20030814	48	Method and apparatus for pre-tabulating sub-networks	709/225 、
17	US 20030154210 A1	20030814	48	Structure for storing a plurality of sub-networks	707/102

		Document ID	Issue Date	Pages		Current OR
-	18	US	20030710	189	Schema-based services for identity-based data access	
	19	US 20030093229 A1	20030515	28	System and method for improved computer drug design	702/27
	20	US 20020157063 A1	20021024	1889	Implicit mapping of technology independent network to library cells	716/1
	21	US 6771264 B1	20040803	104	Method and apparatus for performing tangent space lighting and bump mapping in a deferred shading graphics processor	345/426
	22	US 6741983 B1	20040525	48	Method of indexed storage and retrieval of multidimensional information	707/5
		US 6717576 B1	20040406	393	Deferred shading graphics pipeline processor having advanced features	345/419 ·
	<i>)</i> // 1	US 6704873 B1	20040309	273	Secure gateway interconnection in an e-commerce based environment	713/201
	) E	US 5787010 A	19980728	30	Enhanced dynamic programming method for technology mapping of combinational logic circuits	716/7

IEEE HOME I SEARCH IEEE I SHOP I WEB ACCOUNT I CONTACT IEEE



Publications/Services Standards Conferences Welcome United States Patent and Trademark Office **Quick Links IEEE Peer Review** Terms Welcome to IEEE Xplores Your search matched 37 of 1075719 documents. O- Home A maximum of 500 results are displayed, 15 to a page, sorted by Relevance )- What Can Descending order. I Access? O- Log-out Refine This Search: You may refine your search by editing the current search expression or enteri **Tables of Contents** new one in the text box. Journals mapping <and> technology <and> function <and> layou Search & Magazines ☐ Check to search within this result set O- Conference **Proceedings** O- Standards **Results Key:** JNL = Journal or Magazine CNF = Conference STD = Standard Search ( )- By Author 1 Global and local congestion optimization in technology mapping O- Basic Pandini, D.; Pileggi, L.T.; Strojwas, A.J.; — Advanced Computer-Aided Design of Integrated Circuits and Systems, IEEE Transaction on , Volume: 22 , Issue: 4 , April 2003 Member Services Pages:498 - 505 Join IEEE [Abstract] [PDF Full-Text (431 KB)] ( )- Establish IEEE Web Account 2 Combining technology mapping and placement for delay-minimizati O- Access the FPGA designs **IEEE Member** Chau-Shen Chen; Yu-Wen Tsay; TingTing Hwang; Wu, A.C.H.; Youn-Long Lin **Digital Library** Computer-Aided Design of Integrated Circuits and Systems, IEEE Transaction IEEE Enterprise on , Volume: 14 , Issue: 9 , Sept. 1995 O- Access the Pages:1076 - 1084 **IEEE Enterprise File Cabinet** [Abstract] [PDF Full-Text (792 KB)] **IEEE JNL** 3 GaAs ICs for 10 Gb/s ATM switching Print Format Nunez, A.; Sarmiento, R.; Esper-Chain, R.; Jakobsen, J.; Montiel-Nelson, J.A. Lopez, J.; Armas, V.; Tobajas, F.; Gallium Arsenide Integrated Circuit (GaAs IC) Symposium, 1997. Technical D 1997., 19th Annual, 12-15 Oct. 1997 Pages: 101 - 104

[Abstract] [PDF Full-Text (556 KB)] IEEE CNF

4 Delay minimal decomposition of multiplexers in technology mappin Thakur, S.; Wong, D.F.; Krishnamoorthy, S.; Design Automation Conference Proceedings 1996, 33rd, 3-7 June 1996 Pages: 254 - 257

### [Abstract] [PDF Full-Text (464 KB)] IEEE CNF

## 5 A routability and performance driven technology mapping algorithm LUT based FPGA designs

Chi-Chou Kao; Yen-Tai Lai;

Circuits and Systems, 1999. ISCAS '99. Proceedings of the 1999 IEEE Interna

Symposium on , Volume: 1 , 30 May-2 June 1999

Pages:474 - 477 vol.1

#### [Abstract] [PDF Full-Text (372 KB)] IEEE CNF

# 6 A DSM design flow: putting floorplanning, technology-mapping, and gate-placement together

Salek, A.H.; Jinan Lou; Pedram, M.;

Design Automation Conference, 1998. Proceedings , 15-19 June 1998

Pages:128 - 133

### [Abstract] [PDF Full-Text (692 KB)] IEEE CNF

### 7 Topological parameters for library free technology mapping

Reis, A.; Robert, M.; Reis, R.;

Integrated Circuit Design, 1998. Proceedings. XI Brazilian Symposium on , 30

Sept.-3 Oct. 1998

Pages:213 - 216

### [Abstract] [PDF Full-Text (36 KB)] IEEE CNF

## 8 Technology decomposition using optimal alphabetic trees

Pedram, M.; Vaishnav, H.;

Design Automation, 1993, with the European Event in ASIC Design. Proceedir

[4th] European Conference on , 22-25 Feb. 1993

Pages:573 - 577

#### [Abstract] [PDF Full-Text (464 KB)] IEEE CNF

# 9 1993 European Conference on Design Automation with the Europea Event in ASIC Design

Design Automation, 1993, with the European Event in ASIC Design. Proceedir [4th] European Conference on , 22-25 Feb. 1993

[Abstract] [PDF Full-Text (20 KB)] IEEE CNF

# 10 Experimental results on the impact of factorization and technology independent mapping options on multilevel synthesis

Abouzeid, P.; Besson, T.; Sakouti, K.; Saucier, G.; Gaume, F.; Roane, R.; Euro ASIC '92, Proceedings., 1-5 June 1992 Pages: 402 - 403

#### [Abstract] [PDF Full-Text (168 KB)] IEEE CNF

### 11 Multilevel synthesis minimizing the routing factor

Abouzeid, P.; Sakouti, K.; Saucier, G.; Poirot, F.;

Design Automation Conference, 1990. Proceedings. 27th ACM/IEEE , 24-28 Ju 1990

Pages: 365 - 368

[Abstract] [PDF Full-Text (324 KB)] IEEE CNF

# 12 Chortle: a technology mapping program for lookup table-based fiel programmable gate arrays

Francis, R.J.; Rose, J.; Chung, K.;

Design Automation Conference, 1990. Proceedings. 27th ACM/IEEE , 24-28 Ju 1990

Pages:613 - 619

[Abstract] [PDF Full-Text (488 KB)] IEEE CNF

### 13 Technology mapping for standard-cell generators

Berkelaar, M.R.C.M.; Jess, J.A.G.;

Computer-Aided Design, 1988. ICCAD-88. Digest of Technical Papers., IEEE International Conference on , 7-10 Nov. 1988

Pages: 470 - 473

[Abstract] [PDF Full-Text (352 KB)] IEEE CNF

# 14 Automatic synthesis and technology mapping of combinational log Bergamaschi, R.A.;

Computer-Aided Design, 1988. ICCAD-88. Digest of Technical Papers., IEEE International Conference on , 7-10 Nov. 1988

Pages: 466 - 469

[Abstract] [PDF Full-Text (404 KB)] IEEE CNF

#### 15 Prelayout estimation of individual wire lengths

Bodapati, S.; Najm, F.N.;

Very Large Scale Integration (VLSI) Systems, IEEE Transactions on , Volume:

9 , Issue: 6 , Dec. 2001

Pages:943 - 958

[Abstract] [PDF Full-Text (351 KB)] IEEE JNI

1 2 3 Next

Home | Log-out | Journals | Conference Proceedings | Standards | Search by Author | Basic Search | Advanced Search | Join IEEE | Web Account |
New this week | OPAC Linking Information | Your Feedback | Technical Support | Email Alerting | No Robots Please | Release Notes | IEEE Online
Publications | Help. | FAQ | Terms | Back to Top

Copyright © 2004 IEEE — All rights reserved